

Technická univerzita v Košiciach
Fakulta elektrotechniky a informatiky
Laboratórium priemyselného inžinierstva

DIPLOMOVÁ PRÁCA

Košice, 2002

Peter Kehl

Technická univerzita v Košiciach
Fakulta elektrotechniky a informatiky
Laboratórium priemyselného inžinierstva

Prekladač z VHDL-AMS-RT do Matlabu pre simuláciu v reálnom čase

Vedúci diplomovej práce:
Michal Girman, Walter Commerell

Diplomant:
Peter Kehl

Košice 2002

**Technical University of Košice
Faculty of Electrotechnics and Informatics**

Laboratory of Industrial Engineering

School year 2001/2002

DIPLOMA THESIS

Author: **Peter KEHL**

Specialization: Industrial Engineering

Title: **Translator from VHDL-AMS-RT to Matlab for
Real-Time simulation**

Task:

Analyze development process of application for RT simulation by means of VHDL-AMS-RT language integrated with Simulink. Choose most used subset of VHDL-AMS-RT with focus on analog and mixed signals. Create:

- translator from VHDL-AMS to C++ that leaves semantical checking to C++ compiler
- libraries and integration tool for connection with Simulink
- documentation

Supervisor of the thesis: doc. Ing. Michal Girman, PhD. - TU Košice
 Ing. Walter Commerell, PhD. - University of
 Applied Sciences, Ulm, Germany

Date of the assignment of the thesis: 25th March 2002

Date of the submission of the thesis: 6th May 2002

doc. Ing. Michal GIRMAN, PhD. doc. Ing. Dušan KOCUR, CSc.
 director of LIE dean

Košice 22th March 2002

Prehlásenie o samostatnom vypracovaní DP

Týmto prehlasujem, že som túto diplomovú prácu, vrátane príloh, vypracoval samostatne a uvádzam všetku použitú literatúru.

Declaration about an individual elaboration of the diploma thesis

Hereby I declare that I have elaborated this diploma thesis, including the annexes, individually, and that I have mentioned all the sources used.

Košice 6th May 2002

Peter Kehl

Názov práce: Prekladač z VHDL-AMS-RT do Matlabu pre simuláciu v reálnom čase

Katedra: Laboratórium priemyselného inžinierstva, Fakulta elektrotechniky a informatiky, Technická univerzita v Košiciach

Autor: Peter Kehl

Vedúci DP: Michal Girman, Walter Commerell

Dátum: 6. máj 2002

Kľúčové slová: VHDL-AMS, VHDL-AMS-RT, Simulácia v reálnom čase, C++, JavaCC, Java

Anotácia:

Modelovanie navrhnutých systémov so spojitými, diskrétnymi a zmiešanými signálmi je dnes nutnosťou. VHDL-AMS (IEEE 1076.1) štandardizuje popis viacdoménovych systémov. Vysoko integrované produkty musia byť simulované v spojení s reálnymi súčasťami. To znamená simuláciu v reálnom čase.

Projekt analyzuje a prezentuje prekladač z VHDL-AMS-RT (podmnožina VHDL-AMS pre reálny čas) do C++ využívaný so Simulinkom. Sémantická kontrola je prenechaná na C++ kompilátor v najväčšej možnej miere. Dôraz je na kontinuálne a zmiešané signály, vektory a základné štrukturálne príkazy. Je to ľahko použiteľný nástroj s výkonným simulačným prostredím Simulinku.

Title: Translator from VHDL-AMS-RT to Matlab for Real Time simulation

Department: Laboratory of Industrial Engineering, Faculty of Electrotechnics and Informatics, Technical University, Košice

Author: Peter Kehl

Supervisor: Michal Girman, Walter Commerell

Date: 6th May 2002

Keywords: VHDL-AMS, VHDL-AMS-RT, Real Time Simulation, Simulink, C++, JavaCC, Java

Anotation:

Modeling of designed systems with continuous, discrete and mixed signals represents a necessity today. VHDL-AMS (IEEE 1076.1) standardizes a multi-domain system description. High integrated products need to be simulated when connected to real components. This involves simulation in Real Time.

The project analyzes and presents a translator from VHDL-AMS-RT (VHDL-AMS subset for REAL-TIME) to C++ for use with Simulink. The semantical checking is left on C++ compiler up to the maximum level. The focus is on continuous and mixed signals, vectors and basic structural statements. It is easy-to-use tool integrated with a powerfull simulation environment of Simulink.

Thanks go to my parents for their support, to Walter Commerell for consultation, and to Miloš Poloha for proof-reading.

Technical University of Košice and University of Applied Sciences, Ulm, Germany offered possibility to use computers and the software.

Product or brand names are trademarks or registered trademarks of their respective holders.

©Copyright 2002 Peter Kehl